IP Catalog

AXI4-Lite Crossbar

v1.0PRODUCTION

A crossbar with proofs where it counts: round-robin fairness bound and end-to-end correctness.

AXI4-LiteAXI4-Stream switch

The interconnect the rest of the catalogue integrates against. Constrained-random routing with a scoreboard covers address decode, response correctness and DECERR; the arbiter's round-robin fairness bound and the crossbar's end-to-end properties are formal proofs. Deadlock freedom is argued structurally — circuit-switched, no partial grants — and written down.

Design choice, documented: one outstanding write and one read per manager. It keeps the latch small and the proofs tractable, and the datasheet says so instead of leaving you to discover it.

7

MODULES

fairness + e2e

FORMAL

scoreboarded

RANDOMIZED

Need this core adapted — different bus, different process, extra features, or verified against your own requirements?

Talk to us about customization